Enhancing Quality and Security of the PLL-TRNG

Viktor Fischer (1, 2) , Florent Bernard (1) , Nathalie Bochard (1) , Quentin Dallison (3, 1) , Maciej Skórski (4)

1 LHC - Laboratoire Hubert Curien
2 FIT CTU - Faculty of Information Technology [Prague]
3 THALES [France]
4 UW - University of Warsaw

Field Programmable Gate Arrays (FPGAs) are used more and more frequently to implement cryptographic systems, which need random number generators (RNGs) to be embedded in the same device. The main challenge related to the implementation of a generator running inside FPGAs is that the physical source of randomness, such as jittered clock generator, is implemented in the configurable logic area, i.e. in the close vicinity of noisy running algorithms, which can have significant impact on generated numbers or even serve to attack the generator. A possible approach to prevent such influence is the use of Phase-Lock Loops (PLLs), which are separated from the re-configurable logic area inside the FPGA chip. In this paper, we propose a new architecture of the PLL-based TRNG including a method to avoid correlation in the output through control of timing in the sampling process, as well as new embedded tests based on the enhanced stochastic model. We also propose a workflow to help find the best parameters, such as output bitrate and entropy rate. We show that bitrates of around 400 kb/s or more can be achieved, while guaranteeing min-entropy rates per bit higher than 0.98 as required by the latest security standards.

Keywords: Random number generation; Parameterized stochastic models; Dedicated statistical tests; Randomness monitoring

Domains: Hardware Architecture [cs.AR]; Cryptography and Security [cs.CR]; Embedded Systems

Viktor Fischer, Florent Bernard, Nathalie Bochard, Quentin Dallison, Maciej Skórski. Enhancing Quality and Security of the PLL-TRNG. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2023, 2023 (4), pp.211-237. ⟨10.46586/tches.v2023.i4.211-237⟩. ⟨ujm-04199004⟩